A technology platform is described for the integration of low-loss inductors, capacitors, and MEMS capacitors on a high-resistivity Si substrate. Using this platform the board space area taken up by e.g. a DCS PA output impedance matching circuit can be reduced by 50%. The losses of passive components that are induced by the semi-conducting Si substrate can effectively be suppressed using a combination of surface amorphisation and the use of poly crystalline Si substrates. A MEM switchable capacitor with a capacitance switching factor of 40 and an actuation voltage of 5V is demonstrated. A continuous tuneable dual-gap capacitor is demonstrated with a tuning ratio of 9 using actuation voltages below 15V.
INTRODUCTION
Integration of passive components and radio frequency micro electro-mechanical systems (RF-MEMS) in RF front-end modules is one of the key enablers for the miniaturization and performance enhancement of mobile wireless systems, as used in e.g. mobile phones, PDA's, wireless headsets, handheld GPS, and mobile television. In all these wireless systems there is a strong demand for low power consumption, multi-band and multi-mode capability, and small foot print of the radio module. Conventional wireless systems are for a large part built-up out of discrete inductors, capacitors, varactor diodes, and FET switches, rather than monolithically integrated onto a single chip. This inherently leads to a large module size and inaccurate impedance matching (power loss) between the different components. The integration of RF-MEMS switchable and tuneable capacitors, with their excellent RF performance and ultra-low power consumption, together with the monolithic integration of high-Q inductors and capacitors is expected to overcome the "integration bottleneck" of wireless systems to a large extent.
The integration of on-chip passive components along with active elements has been hampered by the low quality-factor Q, especially for inductors, that can be achieved in today's CMOS and Bipolar technologies. Furthermore, it is doubtful whether on-chip integration of passive networks can be done in a cost effective manner due to their large size. An alternative for the on-chip integration of passives is the system-in-a-package approach [1] . Using this approach the passives are integrated on a chip using a dedicated technology, which is then combined with active IC's in a modular fashion. In this way, technologies and processes can easily be mixed and matched leading to an optimum in terms of performance, cost, and size of the radio module. An illustrative example of this approach, described in this paper, is the integration of passives on an insulating or high-resistivity substrate using a dedicated, CMOS compatible, thin film process. The inductors and capacitors made in this fashion have much higher Q-factors and are made more cost-effective than the same type of passives that are made on-chip using today's CMOS or Bipolar processes.
A next step in the integration of passives includes the integration of MEMS switches, filters, resonators, and variable capacitors [2] . This leads to a further decrease of the radio module size and will improve the performance of sub-systems, such as Power Amplifiers (PA), Low Noise Amplifiers (LNA), and Voltage Controlled Oscillators (VCO). Especially, the integration of MEMS switchable and tuneable capacitors together with high-Q inductors and capacitors into a single technology is advantageous for several applications. For example, incorporating MEMS tuneable/switchable capacitors in impedance matching circuits will allow for low-loss adaptive impedance matching [3] . Also, the replacement of semi-conducting variable capacitors by tuneable MEMS will increase the linearity and the Q-factor of tuneable LC tanks. Another example is the implementation of low-loss true-time delay phase shifters using distributed MEM co-planar waveguides (CPW) [4] .
In this paper, a thin film process, the so called PASSI TM process, on high resistivity silicon substrates (HR-Si) is described for the integration of high Q-factor inductors, capacitors, and MEMS variable capacitors. Losses of capacitors and inductors that are induced by the HRSi substrate are discussed and benchmarked against the same passives processed on an insulating substrate and low-resistivity silicon substrates. Several methods for suppressing residual HR-Si substrate induced losses through substrate modification are discussed. For the realization of RF-MEMS switchable and tuneable capacitors the standard PASSI TM process is modified and extended with a surface micro machining process module. The performance of switchable and tuneable MEMS capacitors manufactured in the PASSI TM is demonstrated.
RF FRONT-END MINIATURIZATION USING INTEGRATED PASSIVES ON SI
The PASSI TM process is a technology platform in which the electrical performance, cost of manufacturing, and the process compatibility to existing IC manufacturing infrastructure are considered simultaneously [5] . For this reason a material system is chosen that is fully compatible with existing IC manufacturing. High resistivity (ρ > 4 kΩ.cm) float zone (FZ) Si is used instead of "normal" Si (ρ ~ 1 Ω.cm) in order to suppress substrate induced ohmic losses and stray capacitance.
The process starts with the thermal oxidation of the HR-Si wafer. On top of the oxide a stack consisting of 3 aluminum layers is deposited. The Al layers are separated by PECVD silicon nitride and PECVD silicon oxide dielectric layers, as is shown in Fig.1 . Metal-insulatormetal (MIM) capacitors are defined by the two bottom Al layers, IN and INS, both of 0.5 µm thickness, which are separated by a PECVD silicon nitride dielectric of 425 nm thickness resulting in a capacitance density of 145 pF/mm 2 . The relatively thick silicon nitride layer results in a capacitance density that is lower than in a standard BiCMOS process. However, the thickness of the dielectric is required to reliably withstand large peak voltages (~30V) that can occur under mismatch conditions in high-power applications. The thickness of the capacitor dielectric, and therefore capacitance density is controlled within 3σ=4% in production, allowing for the design of capacitors with high accuracy and reproducibility. The top Al (INT) is 5 µm thick and has therefore a very low sheet resistance of 6 mΩ. The line width of the conductor traces that are wet etched in the INT layer is controlled within 3σ=2 µm. The INT layer is used for defining interconnect, co-planar wave guides (CPW), and inductors with a high Q-factor and accuracy.
The PASSI TM process allows for the integration of high-Q capacitor-inductor (LC) networks, used for e.g. tank circuits, baluns, diplexers, and impedance matching. Fig.2 shows three different implementations of a 3Ω to 50Ω Digital Cellular System (DCS) PA output impedance matching circuit. The circuit offers a load impedance of 3Ω at 1.7GHz and transfers this to 50Ω. On the left, a conventional impedance matching circuit is shown consisting of 0402 sized SMD capacitors mounted on a Low Temperature Co-fired Ceramic (LTCC) board. In the middle, the same functionality is realized using a wire-bonded PASSI TM chip resulting in a board space reduction of 30%. On the right, the same functionality is shown, but now using a flip chipped PASSI TM die. In total, the PASSI TM technology enables an overall reduction of occupied board space by approximately 50% compared to a circuit implementation using SMD capacitors. This comparison clearly shows that, for a given RF circuit, a significant reduction of board space can be obtained using the thin film integration of LC networks. Figure 2 . Three different implementations of 3Ω to 50Ω impedance matching LC circuit. On the left conventional implementation using discrete 0402 SMD capacitors. In the middle an implementation using a wire bonded PASSI TM die. On the right the impedance matching network is realized using a flip chipped PASSI TM die.
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SUPPRESSION OF LOSS-MECHANISMS OF PASSIVES PROCESSED ON HIGH-OHMIC SI
Even though HR-Si is used as a substrate material, the semi-conducting nature of HR-Si will in principle deteriorate the performance of capacitors and inductors that are processed on top. The mechanism of substrate loss can be understood by considering the simple model depicted in Fig.3 [6] . From this model it is deduced that for (small) capacitors substrate losses are dominating at low frequencies, while losses start to dominate at high frequencies for (large) inductors. This can be understood assuming 1/ωC d <<R sub . At low frequencies the capacitor impedance, 1/ωC dominates over the substrate impedance R sub and the signal is forced through the substrate, which translates in an increase of the capacitor's equivalent series resistance (ESR). For an inductor the opposite takes place. At high frequencies the inductor impedance, ωL dominates over the substrate impedance and the signal is forced through the substrate causing dissipation of the RF signal. The amount of mobile charge that is present in the bulk of 4 kΩ.cm n-type HR-Si substrate is n bulk = 1.1x10 12 cm -3 . For a substrate thickness of 200 µm this translates in a carrier density of 2.2x10 10 cm -2
. Under zero-bias conditions an additional accumulation layer exists at the Si-SiO 2 interface, induced by e.g. fixed charge normally present in thermally grown silicon oxide. The amount of fixed charge is determined by a capacitance-voltage (CV) measurement. Fig. 4 depicts a CV measurement of a n-type HR-Si wafers, which is thermally oxidized. It can be seen that the accumulation-depletion transition occurs at ∆V=-6.7 V indicating the presence of a positive fixed charge in the SiO 2 layer, as is expected. The amount of fixed charge, N ox is calculated using, , in which C ox =1.94 pF is the oxide capacitance, q=1.6x10 -19 C elementary charge, and A=2.9x10 -4 cm 2 the area of the probing electrode. Under zero-bias the fixed oxide charge is counteracted by a mobile carrier density at the Si-SiO 2 interface of the same magnitude. This charge density of 2.8x10 11 cm -2 at the Si-SiO 2 interface is about an order of magnitude higher than the carrier density of 2.2x10 10 cm -2 in the bulk. Therefore, it is clear that, next to the bulk resistance, the interface resistance associated with this accumulated charge is significantly influencing the loss of the passives processed on top. The resistance of the accumulation layer at the Si-SiO 2 interface can be increased by decreasing the carrier mobility. The interface carrier mobility is decreased by making the top surface of the HR-Si substrate amorphous. Surface amorphisation of the Si crystal is achieved using an ion "damage" implantation of e.g. Ar or N ions after growing the thermal oxide and before deposition of the first Al layer (IN) in the PASSI TM process. Fig.5 shows a TEM image of a cross section at the Si-SiO 2 interface. In this case, Ar+ is implanted through a SiO 2 layer of 55 nm thickness at a dose of 10 15 cm -2 and energy of 85 kV. It can be seen that the Ar implant results in an amorphous layer of 90 nm thickness. In Fig.6a the ESR of a 3 pF MIM capacitor is plotted as a function of frequency when it is processed on HR-Si, Ar implanted HR-Si, and a glass substrate. The layout of the capacitor is identical for all cases. From Fig.6a it can be seen that the Ar implanted HR-Si lowers the ESR at lower frequencies. For frequencies above 0.5 GHz there is no significant difference in ESR between the 3 pF capacitor processed on Ar implanted HR-Si and the same capacitor processed on a glass substrate. For frequencies below 0.5 GHz the remaining substrate conductivity of Ar implanted HR-Si causes a higher ESR compared to the capacitor processed on glass. Fig.6b the attenuation of a CPW is plotted as a function of frequency for CPW processed on HR-Si, Ar implanted HR-Si, and a glass substrate. The CPW has a characteristic impedance Z o =50Ω and a length of 25 mm. The CPW is defined in the 5µm thick INT layer. The attenuation is highest for the CPW processed on HR-Si. The CPW processed on Ar implanted HR-Si shows an attenuation, which is approximately four times lower than the CPW processed on un-implanted HR-Si. The CPW processed on a glass substrate shows a two to three times lower loss compared to the CPW processed on Ar implanted HR-Si.
The influence of the interface amorphisation on the Q-factor of a single turn 5 nH inductor is shown in Fig.7 for different bulk resistivities of the Si substrate. In this case the surface amorphisation is accomplished using a 120 keV N ion implant with a dose of 3.8x10 14 cm -2 through an oxide layer of 300 nm thickness. It can be seen that a significant improvement of inductor Q-factor is obtained for the ρ = 6 kΩ.cm and 1 kΩ.cm substrates. The increase in inductor Q is almost absent for bulk conductivity of ρ =15 Ω.cm. The bulk conductivity clearly dominates over the conductivity at the Si-SiO 2 interface for a substrate resistivity of 15 Ω.cm. A further reduction of the substrate loss can be achieved through the modification of the bulk conductivity of the Si substrate. The bulk conductivity of Si can be decreased through the introduction of lattice defects. These defects result in trapping levels within the band gap, thereby immobilizing the (trapped) charge carriers. A method for creating traps in the bulk of Si substrates is by irradiating the substrate with energetic electrons, which has been demonstrated to reduce the loss of capacitors and inductors [7] . 
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Another, more cost effective method for decreasing the conductivity of the Si substrate is the use poly-Si instead of mono-crystalline HR-Si wafers. The grain boundaries within the poly-Si substrate contain large amounts of trapping centres, thereby immobilizing the charge carriers. Poly-Si wafers of high purity are obtained through dicing of poly-Si rods.The growth of "electronic grade" poly-Si rods by CVD from trichlorosilane is part of the process for the manufacturing FZ wafers [8] . The poly-Si wafers used in this work are supplied by Wacker Siltronic GmbH. Fig.8 shows a picture of a 4-inch poly-Si wafer after dicing and etch back, but before polishing. The rectangular region in the middle of the wafer is the seed rod, which is used to initiate the CVD deposition of poly-Si. It can be seen that in the CVD region the crystals have a radial orientation. The surface of the un-polished poly-Si wafers has an average roughness of R a =300 nm, which is normally too high for further processing of e.g. the MIM capacitor stack. Therefore, the poly-Si wafers are polished. After polishing the R a value is reduced to 2 nm.
In Fig.9a the attenuation is plotted for a CPW processed on oxidized un-polished poly-Si, polished poly-Si, and polished Ar implanted poly-Si. For reference, also the attenuation of a CPW processed on Ar implanted mono-crystalline HR-Si is plotted. What is interesting to see is that the CPW processed on polished poly-Si shows approximately six times higher attenuation than the CPW processed on unpolished poly-Si. On the other hand, the attenuation of a CPW processed on Ar implanted polished poly-Si is approximately equal to the CPW loss on unpolished poly-Si. Apparently, the polishing of the poly-Si wafer reduces the amount of surface defects to a large extent. As a result, the mobility of accumulated surface charge increases, which causes significant losses in the CPW transmission. Fig.9a also shows that when Si-SiO 2 interface losses are sufficiently suppressed, the CPW attenuation on poly-Si wafers is significantly lower than the CPW attenuation on mono-crystalline HR-Si. This is attributed to the lower bulk conductivity of poly-Si.
In Fig.9b , the ESR is plotted for a 3 pF PASSI TM capacitor processed on Ar implanted polished poly-Si and non implanted polished poly-Si. For reference, also the ESR of a 3 pF capacitor processed on Ar implanted mono-crystalline HR-Si is plotted. As for the CPW case, it is observed that the substrate losses are much higher when the polished poly-Si wafers are not implanted. Fig.9b also shows that at lower frequencies the ESR of the capacitor processed on Ar implanted poly-Si is significantly lower than for the capacitor processed on Ar implanted monocrystalline HR-Si, which is attributed to the lower bulk conductivity of poly-Si. 
MONOLITHIC INTEGRATION OF PASSIVES AND MEM VARIABLE CAPACITORS
For the realization of RF-MEMS the standard PASSI TM process has been slightly modified and extended with a surface micro machining process module. This results in a very simple and cost effective approach for the manufacturing of MEMS switchable and tuneable capacitors together with MIM capacitors and inductors on a single chip. The INT layer is used as the mechanical layer and for this reason an Al-alloy instead of pure Al is used. Al-alloys are known to have a higher yield strength and lower the creep compared to pure Al [9] . Fig .10 shows a schematic cross-section of two different types of MEMS variable capacitors that are realized in the PASSI TM process [12] . The "Type A" device is the most simple layout of a MEMS capacitor possible. In this case, the actuation and capacitor electrodes coincide. A DC voltage is applied over both electrodes generating an electrostatic force that pulls the freestanding electrode towards the fixed bottom electrode. It is well known that the continuous tuning ratio of this type MEMS capacitor is fundamentally limited to 1.5, due to the so-called pull-in effect. If the actuation voltage exceeds the pull-in voltage, the air gap reduces to less than 2/3 of the original air gap and the suspended top electrode collapses on the bottom electrode. Therefore, this layout is most suitable to switch between two discrete capacitance values. The pull-in effect can be avoided in a dual-gap "Type B" tunable capacitor with an air gap d 1 between the RF electrodes and d 2 between the actuation electrodes. If d 2 > 3d 1 continuous tuning of the complete air gap d 1 can be achieved [10] . In this case the continuous tuning range is determined by the initial air gap d 1 and the capacitance density that can be achieved upon closing the gap d 1 . Fig.11a shows a SEM picture of a Type A parallel plate MEMS capacitor. The hinge structure is chosen such that a compensation of the difference in thermal expansion between the freestanding metallic structure and Si substrate is achieved [11] . Fig.11b shows two optical interferograms of the same device when the INT electrode is in the unactuated "up" position and in the actuated "down" position when it is pulled down to the IN bottom electrode. The monochromatic light that is used to record the interferograms has a wavelength of λ= 556 nm. It can be seen that in the "up" position no fringes are visible, indicating that the freestanding INT electrode is flat within λ/4~ 150 nm. In the "down" position, five fringes are observed in the hinge structure corresponding to a height difference between the anchor points and the membrane of 2.5λ= 1.4µm, which is in good agreement with the thickness of 1.4 µm of the sacrificial layers. 1.0E-13
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1.0E-09 On the right, capacitance as a function of frequency when the beam is "up" at 0V, and when the beam is pulled "down" at 5V.
When the actuation voltage is ramped up to 6V, the pull-in condition is met when V act =4.8V. The INT membrane is released again at V act =0.4V when the actuation voltage is ramped down. It can be seen that the aluminium oxide that electrically separates the freestanding electrode from the bottom electrode can withstand voltages up to at least 6V without dielectric breakdown. In Fig.12b the capacitance is plotted as a function of frequency when the INT membrane is actuated at 0V and 5V. It can be seen that at frequencies below 50 MHz the capacitance of the unactuated capacitor increases when the frequency decreases. This can be explained by considering the circuit model depicted in Fig.3 . At low frequencies 1/ωC>>R sub , and the parasitic substrate capacitance C d increases to the total measured capacitance [6] . This effect is less pronounced when the MEM capacitor has a higher capacitance, and the effect is therefore reduced for the actuated capacitor. In this case, the MEM capacitor was processed on Ar implanted, monocrystalline HR-Si. If needed, the parasitic substrate capacitance can be further reduced using a poly-crystalline HR-Si substrate. From Fig.12b it can be seen that at frequencies above 50 MHz a capacitance switching ratio of 40 can be achieved. The capacitance value for the actuated INT membrane corresponds to a capacitance density of 400 pF/mm 2 . In fact, the capacitance density is not limited by the thickness of the aluminum oxide, but limited by the surface roughness of the contacting electrodes, which results in an effective air gap when the moving electrode is pulled down to the bottom electrode. AFM measurement of the top surface of the IN layer reveal a Root-Mean-Square (RMS) roughness of R rms = 9.5 nm. Assuming the surface roughness to be the same on the backside of the INT electrode, it seems plausible to attribute the capacitance density of 400 pF/mm 2 to an effective air gap of 20 nm, which is caused by twice the RMS roughness of the touching electrodes. Fig.13a shows a Type B dual gap capacitor. surface roughness when the electrodes are touching. In this case however, the capacitance density in the "down" state is not limited by electrode roughness, but due to a slight curvature of the beam. As a result, the gap d 1 is closing in a non-uniform manner. The edge of the moving electrode starts touching the bottom electrode at 6 V, as can be deduced by the discontinuity in Fig. 14. At 15V the capacitance density is 175 pF/mm 2 , which corresponds to an effective air gap of 50 nm. When ramping down the voltage, the moving electrode is fully released from the bottom electrode again at the same voltage without hysteresis, which is typical for a dual gap Type B capacitor. More recently, a tuning ratio of 17 with capacitor Q-factors above 200 over the whole tuning range has been demonstrated in PASSI TM , which is to our knowledge the highest continuous tuning range for a dual gap capacitor reported to date [13] .
CONCLUSION
A technology platform is created for the integration of high Q-factor inductors, capacitors, and variable MEM capacitors on HR-Si. The replacement of SMD's by a PASSI TM chip in e.g. a PA output impedance matching circuit leads to a board space area reduction of up to 50%.
The loss in passive components processed on HR-Si can for a large part be attributed to dissipative currents induced in the silicon substrate. Two loss mechanisms can be distinguished: interface losses and bulk losses. Interface losses can effectively be suppressed by making the Si-
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SiO 2 interface amorphous using ion-implantation. A further loss reduction is accomplished by the use of poly-crystalline HR-Si wafers instead of mono-crystalline HR-Si substrates.
The PASSI TM process flow can be extended to include MEMS tuneable/switchable capacitors. The incorporation of MEMS into passive networks allows for the implementation of various low-loss adaptive networks, such as adaptive impedance matching circuits, tank circuits, and delay lines. A switchable MEM capacitor is demonstrated with a pull-in voltage of 4.8V and on-off capacitance ratio of 40. A tuneable dual-gap capacitor with continuous tuning range is demonstrated with a reversible tuning ratio of 9 at 15V actuation voltage. Both capacitors use the aluminum oxide that is present on the Al beams as a capacitor dielectric.
The integration of RF-MEMS switchable and tuneable capacitors, together with the monolithic integration of high-Q inductors and capacitors is expected to overcome the "integration bottleneck" of RF modules to a large extent.
